

CML Semiconductor Products

PRODUCT INFORMATION

FX214 FX224 FX234 VSB* Audio Scrambler

Features/Applications



Publication D/214/2 November 1987 Provisional Issue Island Labs

- *Variable Split-Band Frequency Inversion Voice Scrambler
- 32 Programmable Split Frequencies
- CTCSS HP Filter
- High Recovered Audio Quality
- Low-Power 5 Volt CMOS
- Half-Duplex Switching

- Powersave Facility
- Mobile or Cellular Radio Applications
- Fixed or Rolling Code Applications
- Serial/Parallel Load Options: FX214 (Serial), FX224 (Parallel), FX234 (Serial and Parallel)
- DIL and SMD Package Options



FX214 FX224 FX234

Brief Description

The FX214, 224 and 234 are a family of Low-Power CMOS LSI devices designed as Variable Split-Band (VSB) Voice Scramblers.

The device uses separate Rx and Tx paths which are switched for Half-Duplex operation. To prevent interference from sub-audio products, an on-chip Continuous Tone Controlled Squelch System (CTCSS) Highpass Filter is automatically switched to the input in Rx, and to the output in Tx.

Scrambling is achieved by splitting the input voice frequencies into upper and lower frequency bands using switched capacitor filters, modulating each band with selected carrier frequencies to 'frequency invert' the bands, then summing the output.

A total of 32 different split-point and carrier frequency

combinations are externally programmable using a 5-bit code, this code can be either fixed or varying (Rolling), for greater security.

'Sync/Speech Mute', 'Powersave', 'Clear' and 'Audio Bypass' facilities are controlled via external commands.

Timing and filter clocks are derived internally from an on-chip 1MHz oscillator requiring only an external 1MHz Xtal or clock pulse input.

This device demonstrates high baseband and carrier frequency rejection with good 'recovered audio' quality. Serial or Parallel command loading functions are available in both DIL and SMD packages with a 'Dual' load device in a 28-lead plastic leaded chip carrier.

Pin Number

Function

FX 214J	FX 214LG	FX 224J	FX 224LG	FX 234LH	
7	1	1	1	1	Xtal/Clock: Input to the clock oscillator inverter. A 1MHz Xtal input or externally derived 1MHz clock is injected here. See Figure 2.
8	2	2	2	2	Xtal: Output of the clock oscillator inverter.
9	3			3	Serial Data Input: This pin is used, on devices wired in the serial loading mode, to input an 8-bit word representing the digital control functions. This word is loaded using the serial data clock and is input in the following sequence: — ENABLE; CLEAR; Rx/Tx ; A_0 ; A_1 ; A_2 ; A_3 ; A_4 , with the Load/Latch being operated on completion. See Timing Diagram Figure 7.
		3 4 5 6 7	3 4 5 6 7	4 5 6 7 8	$ \left. \begin{array}{c} A_4 \\ A_3 \\ A_2 \\ A_1 \\ A_0 \end{array} \right \left. \begin{array}{c} \text{Programming Inputs: In parallel mode, these are the 5 digital inputs} \\ \text{whose code defines the split point frequency and the High and Low} \\ \text{band carrier frequencies. Each of the 5 input pins have a 1M\Omega internal} \\ \text{pullup resistor. Table 2 contains programming information.} \end{array} \right. $
		8	8	9	R x/Tx : This digital input selects the Receive or Transmit paths and configures Upperband and Lowerband filter bandwidths whilst setting the CTCSS High Pass Filter position in the signal path. See Table 1 and Figures 5 and 6. 1M Ω internal pullup resistor (Rx).
13	8			10	Parallel/Serial: This pin defines the loading mode of the digital function inputs. In the FX224J and FX224LG parallel load devices this pin has no external connections. For FX214J and FX214LG serial load devices this pin must be externally connected to V_{SS} . For the FX234LH, the dual loading device, this pin must be externally connected to V_{SS} for the serial mode. This pin, on all devices has a 1M Ω internal pullup resistor (Parallel). See Figure 2(a), (b), (c).
		9	9	11	Clear/Scramble: This digital input puts the device into 'Clear' or 'Frequency Inversion' mode by controlling the application of carrier frequency to the Upper and Lower band Balanced Modulators. In 'Scramble' the Balanced Modulator carrier frequency values are selected by the split point address $A_0 - A_4$ (Table 2). In 'Clear' carriers are turned off and the Balanced Modulators are bypassed internally, the Lower band signal is not added to to the output signal. $1M\Omega$ internal pullup resistor (Clear).
		10	10	12	Enable/Mute: This digital function is used to disable Receive or Transmit signal paths for rolling code synchronization whilst maintaining bias conditions. To allow synchronizing information to be transmitted, or receiver audio output to be removed during sync periods, a logic '1' will enable, a logic '0' will disable the selected (Rx/Tx) audio path. See Table 1. $1M\Omega$ internal pullup resistor (Enable).
14	10	1	C	13	Serial Clock Input: This is the externally applied data clock frequency used to shift input data along on devices wired in the Serial loading mode. One full data clock cycle is required to shift one data bit completely into the register. See Timing Diagram Figure 7. This pin has a $1M\Omega$ internal pullup resistor.
15	11	11	11	14	Load/Latch : This pin controls the loading of the 8 digital function inputs; ENABLE; CLEAR; Rx/Tx ; A_0-A_4 into the internal register. When this pin is at logic '1' all 8 inputs are transparent and new data acts directly. For controlled changing of parameters in the parallel mode Load/Latch must be kept at logic '0' whilst a new function is loaded, then Load/Latch strobed 0-1-0 to latch the inputs in. For serial loading the serial data should be loaded with Load/Latch at logic '0' and then Load/Latch strobed 0-1-0 on completion of data loading. $1M\Omega$ internal pullup resistor (Load). See Figure 7. NOTE: Serial and/or parallel loading functions are dependent upon device type (see pages 9 and 10).
16	12	12	12	15	Around (Powersave)/Through: This digital input is used, when at logic '1' to put the device into the Powersave condition where all parts of the device except the 1MHz oscillator circuits are shut down, and signal input and output lines made open circuit, free of all bias. This allows signal paths to be routed externally around the device, whilst reducing current consumption. A logic '0' at this input enables the device to work normally as shown in Table 1. 1MQ internal pullup resistor (Around).

Pin N	lumb	er			Function
FX 214J	FX 214LG	FX 224J	FX 224LG	FX 234LH	
17	13	13	13	16	V _{SS} : Negative Supply (GND).
18	14	14	14	17	Internal Connection: This pin is internally connected, leave open circuit.
19	15	15	15	18	Rx Output: This is the processed received audio signal output. This pin is held at a D.C. 'bias' voltage for all functions except Powersave. This buffered output is driven by the Summer circuit in the Rx mode. Signal paths and bias levels are detailed in Table 1 and Figure 6.
20	16	16	16	19	Tx Output: This is the processed audio output for the transmission channel. This pin is held at a D.C. 'bias' for all functions except Powersave. This summed and buffered signal is passed through the CTCSS High Pass Filter to the output pin in the Tx mode. Signal paths and bias levels are detailed in Table 1 and Figure 5.
21	17	17	17	20	V_{BIAS} Normally at $V_{\text{DD}}/2$ this pin requires an external decoupling capacitor C_7, to V_{SS}.
22	18	18	18	21	Rx Input: This is the analogue received audio signal input. This pin is held at a D.C. 'bias' voltage by a $300k\Omega$ on-chip bias resistor which is selected for all functions except Powersave, and therefore requires to be connected to external circuitry by a capacitor, C_3 . See Figure 2. This input is routed through the CTCSS High Pass Filter in Rx mode to remove sub audio frequencies from the voice band. Signal paths and bias levels are detailed in Table 1 and Figure 6.
.1	19	19	19	22	Highband Filter Output: The output of the Input Filter of the Upperband arm. The Rx/Tx function sets the lowpass filter at 3400Hz or 2700Hz respectively. This output must be connected to the Highband Balanced Modulator input via capacitor C ₅ . See Figure 2.
2	20	20	20	24	Highband Balanced Modulator Input: The input to the Balanced Modulator of the Upperband arm. This input must be connected to the Highband Filter Output via capacitor C_5 .
3	21	21	21	25	Lowband Balanced Modulator Input: The input to the Balanced Modulator of the Lowerband arm. This input must be connected to the Lowband Filter Output with capacitor C_6 . See Figure 2.
4	22	22	22	26	Tx Input: This is the analogue 'Clear' audio input for the VSB scrambler. This pin is held at a D.C. 'bias' voltage by a $300k\Omega$ on-chip bias resistor which is selected for all functions except Powersave, and therefore requires to be connected to external circuitry by a capacitor, C ₄ . See Figure 2. This input, in the Tx mode, is connected to Upper and Lowerband input filters, signal paths and bias levels are detailed in Table 1 and Figure 5.
5	23	23	23	27	Lowband Filter Output: The output of the Input Filter of the Lowerband arm, the Rx/Tx function determines which filter is used (Filter 1 or 2). See Figures 5 and 6. This output must be connected to the Lowband Balanced Modulator Input via capacitor C ₆ . See Figure 2.
6	24	24	24	28	V_{DD} : A single +5V supply is required.
10, 11, 12	4, 5, 6, 7, 9			23	Not Connected

Component Connections

Fig. 2(a) Serial Load Options



Not Connected	
FX214J	10, 11, 12, 18*
FX214LG	4, 5, 6, 7, 9, 14*
FX224J	14*
FX224LG	14*
FX234LH	17*, 23
*Internally con	nected, do not
connect to	and a set of the second







Xtal circuitry shown is in accordance with CML Application Note D/XT/1 April '86.

Fig. 2(c) Parallel/Serial Load Option



Component References			
Component	Unit Value		
۳ ۳°۲°۵°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°	1М Selectable 33p 68p 15n 1.0µ 1.0µ 1.0µ 1.0µ 1.0µ 1.0µ		

Tolerance Resistors ± 10% Capacitors ± 20% C5 and C6 are coupling capacitors between filter outputs and balanced modulator inputs.

Fig. 2 External Component Connections

Application Information

This device can be used in 'Scramble' (frequency inversion) or 'Clear' speech modes. The inversion frequencies, when selected are controlled by the ROM address code (table 2). Keeping the code in one state (fixed) is the simplest form of operation. A more secure method is to continually change the ROM address code (rolling code) therefore changing splitpoint and carrier frequencies. This method requires some external form of code change generation with synchronization between transmit and receive stations. Many variations of code sequence are possible.

The recommended external component connections

are shown in figure 2. In the Scramble mode, Split-

address code present at the inputs A0 to A4, See

Table 2.

point and Low and High band carrier frequencies (Fc1,

F_c2) are selected and set in accordance with the ROM

During the Clear speech function both Lower and Upperband filter arms are selected (figures 5 or 6), the carrier frequencies are turned off and the balanced modulators are bypassed internally. The Low band audio is removed from the output signal prior to summation.

Enable/Mute

To enable code synchronization to be transmitted the speech output can be interrupted with the Enable/Mute function. A logic '0' will isolate the whole device whilst leaving the audio input and output pins at bias level. *See Table 1.*

Powersave

When the Around/Through function is at a logic '1' the device is in the powersave condition. Audio signals may be hardwired around the device normally as the input and output pins are open circuit. See Table 1.

Effect of Chosen Function on Inputs and Outputs		CHOSEN FUNCTION						
		Rx = '1'	$\overline{Tx} = '0'$	Mute = '0'	Around (Powersave) = '1'			
Bx Input	Path	Enabled	Disconnect	Disconnect	High Impedance			
·	Level	Bias	Bias	Bias	- mgn mpedance			
By Output	Path	Enabled	Disconnected	Disconnect	High Impedance			
The Output	Level	Bias	Bias	Bias	- High Impedance			
Tx Input	Path	Disconnected	Enabled	Enabled	High Impodence			
TX Input	Level	Bias	Bias	Bias	High Impedance			
Tx Output	Path Disconnec		Enabled	Disconnected	High Impedance			
in output	Level	Bias	Bias	Bias	- Fight impedance			

Table 1 Functions Influencing Signal Paths

ROM Address A ₄ -A ₀	Split Point Hz	Low Band Carrier, Hz f _{c1}	High Band Carrier, Hz f _{c2}	$\begin{array}{c} \text{ROM Address} \\ \text{A}_4 - \text{A}_0 \end{array}$	Split Point Hz	Low Band Carrier, Hz f _{c1}	High Band Carrier, Hz f _{c2}
00000	2800	3105	6172	10000	1135	1436	4504
00001	2625	2923	6024	10001	1050	1351	4424
00010	2470	2777	5813	10010	976	1278	4347
00011	2333	2631	5681	10011	913	1213	4310
00100	2210	2512	5555	10100	857	1157	4273
00101	2100	2403	5494	10101	792	1094	4166
00110	2000	2304	5376	10110	736	1037	4132
00111	1909	2212	5263	10111	688	988	4065
01000	1826	2127	5208	11000	636	936	4032
01001	1750	2049	5102	11001	591	891	3968
01010	1680	1984	5050	11010	552	853	3937
01011	1555	1858	4950	11011	512	813	3906
01100	1448	1748	4807	11100	471	772	3846
01101	1354	1655	4716	11101	428	728	3816
01110	1272	1572	4629	11110	388	688	3787
01111	1200	1501	4587	11111	350	650	3731

Table 2 ROM Address Programming Table

Application Information

For the following descriptions the term 'FX214' can be taken to mean FX214, FX224 and FX234.

Audio Quality



Fig. 3 Recommended Basic Communication Audio System Layout

Figure 3 shows the recommended basic audio system layout using added pre- and de-emphasis circuitry to maintain good recovered speech quality. In the Transmit mode *Do Not* pre-emphasise the audio output of the FX214. In the Receive mode de-emphasis should be used after the FX214.



Figure 4 shows the recommended basic audio system layout if it is necessary to install the FX214 within a radio having pre- and de-emphasis circuitry as a standard. This is where post-emphasis access is not possible in the transmitter.



During the Transmit function the Low Pass and CTCSS filters are configured automatically as shown in Figure 5, with cut-off frequencies (-3dB) indicated.



During the Receive function the Low Pass and CTCSS filters are configured automatically as shown in Figure 6, with cut-off frequencies (-3dB) indicated.

Electrical Specifications

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied. Supply voltage -0.3V to 7.0V Input voltage at any pin (ref $V_{SS} = OV$) Sink/source current (supply pins) -0.3V to (V_{DD} + 0.3V) ± 30mA (other pins) ± 20mA Total device dissipation @ 25°C 800mW Max. Derating 10mW/°C Operating temperature range: FX214J/224J - 30°C to + 85°C (Ceramic) FX214LG/224LG/234LH -30°C to +70°C (Plastic) Storage temperature range: FX214J/224J $-\,55^\circ\text{C}$ to $\,+\,125^\circ\text{C}$ (Ceramic) $-\,40^\circ\text{C}$ to $\,+\,85^\circ\text{C}$ (Plastic) FX214LG/224LG/234LH

Operating Limits

All characteristics measured using the following parameters unless otherwise specified: $V_{DD} = 5.0V$, $T_{amb} = 25^{\circ}$ C, $F_{clk} = 1.0$ MHz, Audio Level Ref: 0dB = 775mVrms.

Characteristics	See Note	Min.	Тур.	Max.	Unit	
Static Values						
Supply voltage		4.5	5	5.5	V	
Supply current (Enabled)		-	8	_	mA	
Supply current (Powersave)			1.2	-	mA	
Analogue Input Impedances						
Tx/Rx Input (Enabled)			100 -	-	kΩ	
Tx/Rx Input (Powersave)		1	-	-	MΩ	
Balanced Modulator		-	40	-	kΩ	
Analogue Output Impedances						
Rx Output (Tx Mode)			100	_	kΩ	
Rx Output (Rx Mode)		-	-	2	kΩ	
Rx Output (Powersave)		1	-	_	MΩ	
Tx Output (Tx Mode)		-	-	2	kΩ	
Tx Output (Rx Mode)		-	100	-	kΩ	
Tx Output (Powersave)		1	23	_	MΩ	
Input LPF		-	-	1	kΩ	
Digital Values						
Digital Input Impedance		100	-	-	kΩ	
Dynamic Values						
Input Logic '1'		3.5	-	_	V	
Input Logic '0'		-		1.5	v	
Xtal/Clock Frequency		-	1	-	MHz	
Analogue Input Level		- 18	<u> </u>	+6	dB	
Carrier Breakthrough	1	-	- 55		dB	
Baseband Breakthrough	1, 2 or 3	-	- 33	-	dB	
Filter Clock Breakthrough	1, 2 or 3	-	- 50	-	dB	
Output Noise	1, 4	—	- 45	-	dB	
Passband Characteristics						
Clear Mode	7					
Passband Gain		-	0	-	dB	
Output Lower 3dB Point (Rx or Tx)			300		Hz	
Output Upper 3dB Point (Rx or Tx)		-	3400	-	Hz	
Scramble-Descramble	5					
Received Signal Passband Gain	6	_	0	-	dB	
Received Signal Lower 3dB Point		-	400		Hz	
Received Signal Upper 3dB Point		-	2700	-	Hz	
Transmitted Signal Lower 3dB Point			300	-	Hz	
Transmitted Signal Upper 3dB Point			3400		Hz	
CTCSS (Highpass Filter)			particular second			
- 3dB Point			300		Hz	
Passband Gain		_	0		dB	
Stopband Attenuation at f>250 Hz		_	40	_	dB	

Electrical Specifications (continued)

Characteristics	See Note	Min.	Тур.	Max.	Unit
Timing (Figure 7)					
Serial Mode Enable Set Up (t _{SMS})		250	-	-	ns
Serial Clock 'High' Pulse Width (tpwH)		250	-	-	ns
Serial Clock 'Low' Pulse Width (tpwi)		250	-	-	ns
Data Set Up Time (tps)		150	-	_	ns
Data Hold Time (tohs)		50	-	-	ns
Load/Latch Set Up Time (t,)		250	-	-	ns
Load/Latch Pulse Width (till)		150	-	_	ns
Data Set Up Time (tose)		150			ns
Data Hold Time (t _{DHP})		20	-	-	ns

 Measured at the output of a single device.
 Tx Mode.
 Rx Mode. Notes:

- A With input A.C. short-circuited to V_{SS}.
 Measured at the output of a receiving device in a scrambler-descrambler system with a transmission channel having a flat amplitude response and a bandwidth of 300Hz to 3400Hz and measured relative to the input signal at the transmitting device.
- 6. Excluding split point ± 150Hz.
- 7. Measured at the Rx or Tx output pin of a single device.



Fig. 7 Loading Timing Diagram

Package Outlines

The FX214J cerdip package is shown in *Figure 8* and the FX224J cerdip package in *Figure 9*. The FX214LG and the FX224LG packages are shown in *Figure 10*. The FX234LH version is shown in *Figure 11*.

Both 'LG' and 'LH' packages are supplied in conductive trays for handling convenience.

To allow complete identification, the 'LG' and 'LH' packages have an indent spot adjacent to pin 1 and a chamfered corner between pins 3 and 4 for the LG package, between pins 4 and 5 for the LH package. Pins number anti-clockwise when viewed from the top (indent side).

Handling Precautions

The FX214, FX224 and FX234 are CMOS LSI circuits which include input protection. However, precautions should be taken to prevent static discharges which may cause damage.

Fig. 8 FX214J 22-pin DIL Package









