

CML Semiconductor Products

PRODUCT INFORMATION

FX506 Mobile Radio Audio Processor




Publication D/506/1 October 1989

With compliments of Island Labs

Features/Applications

- Full Rx and Tx Filtering to CEPT Standards
- Digital Control of Volume, Noise Squelch and R.S.S.I.
- Tx VOGAD Circuitry
- Serial μP Control of ALL Chip Functions
- Deviation Limiter

- Military/Marine and Mobile Radio Applications
- FM/AM/SSB Applications
- Evaluation Circuit Available
- 16-kbit Data and Voice Scrambler Compatible
- Low-Power 5-Volt CMOS Process



FX506

Brief Description

The FX506 is a μ Processor-controlled, single-chip device containing ALL the circuit elements necessary to perform the audio functions of a mobile (or portable) radio system.

On-chip signal paths include; speech-band/pre- and de-emphasis filters, variable gain/attenuation stages, voice compression and deviation limiter circuitry.

Each function in the signal path can be addressed or by-passed – providing "real-time," dynamic control – via an externally produced serial control word. This half-duplex device comprises two serial signal paths.

The Pre-Process path. Intended to set the incoming audio (Rx or Tx) to levels and frequencies suitable for amalgamation with auxiliary systems such as "Frequency Inversion Scrambling," "Sub-Audio" tone or "In-Band" data signalling. This path can be output to external processes or internally routed to the Post-Process path.

The Post-Process path can adjust and prepare the input audio (either internal or external) for output to the chosen transmitter driver or loudspeaker amplifier.

Suitably software configured, the FX506, which can operate on Voice, Direct Digital or Tone data, is compatible with FM, AM and SSB type transceivers. Digital gain elements are on-chip for dynamic control and balance of signal levels during manufacturing, test and operation.

System squelch, a separate path, is sourced from either the input signal or Received Signal Strength Indicator (R.S.S.I.) in the radio.

The PC5060, an evaluation printed circuit board, is available to assist in FX506 application design.

The FX506, a low-power 5-volt CMOS device, is available in 24-pin/lead plastic DIL and SMD packages.

Pin Number Function

DIL Quad FX506P FX506LG	
FX506LS	
1	Xtal: The output of the 4.0MHz on-chip clock oscillator.
2	Xtal/Clock: The input to the on-chip 4.0MHz clock oscillator inverter. All oscillator components are included on-chip. A 4.0MHz Xtal or externally derived clock should be connected here. See Figure 2.
3	V _{DD} : Positive supply rail. A single, stable +5-volt supply is required.
4	External Audio Process Input: The analogue input to the Post-Process path from external audio operations. This input is selected by input serial data and when not selected is connected internally to the Pre-Process Audio Output via the Internal Signal Path. Inputs to this pin should be a.c. coupled via a capacitor, C ₇ . See Figures 2 and 3.
5	Pre-Process Audio Output: The analogue output to external audio operations. The signal at this output can be directed via the Internal Signal Path to the Post-Process path. See Figure 3.
6	Rx Audio Input: The input from the radio receiver demodulator. This input, which requires to be a.c. coupled via capacitor, C_6 , is selected by serial data. Audio at this input will be available for use as a signal-squelch noise source. See Figures 2 and 3.
7	V_{BIAS} : The output of the on-chip analogue bias circuitry, held internally at $V_{DD}/2$. This pin should be decoupled to V_{SS} via a capacitor, C_1 . See Figure 2.
8	Amp Output: With external components, this amplifier can be used as a microphone pre-amplifier and pre-emphasis circuit. For a "gain only" configuration a
9	serial resistor may be employed at the Amp Input (-). See Figure 2. Amp Input (-):
10	Mic. Output: The output of the microphone multiplexer, selected by serial input data. This output should be connected to the Op-Amp Input (-). See Figures 2 and 3.
11	Mic.1 Input: These separate microphone audio inputs are individually selected by the serial input data. See Figure 3.
12	Mic.2 Input:
13	V _{ss} : Negative supply rail (GND).
	Serial data control information is given on Pages 6, 7, 8 and 9 with reference to Figure 3.

Pin Number Function

DIL Quad FX506P FX506LG FX506LS	
14	Compression Capacitor: External components connected to this pin provide the required compression time-constant. See Figure 2.
15	Audio Output (Rx): The received audio output from the Post-Process path. This output is data selected and when powersaved is held at V _{BIAS} .
16	VCO Ref. Drive Output: The output to drive the Modulation reference oscillator. This output is data selected and when powersaved is held at V _{BIAS} .
17	VCO Drive (Tx) Output: The output to drive the Modulation VCO. This output is data selected and when powersaved is held at V _{BIAS} .
18	R.S.S.I.: The input to the Squelch Selection circuitry from the radio's Received Signal Strength Indicator output. A data selected input.
19	Noise Input: The noise level can be applied to this pin. This would be the Noise Output integrated by external components, as indicated in Figure 2, or an externally produced noise level.
20	Noise Output: The output of the on-chip "squelch noise rectifier." This output is a half-wave rectified d.c. level that can be applied to the Noise Input via external integrating components. This output could also be used by an external signal detector circuit. This output level is at V _{BIAS} for no input. See Figures 2 and 3.
21	Squelch Drive: A TTL compatible output. The inputs to the comparator are, the logically selected threshold level from the Digital-to-Analogue converter and the selected noise input. This output will be a logic "1" when the selected noise is greater than the set threshold, and a logic "0" when the selected noise is less than the set threshold.
22	Serial Clock: The externally produced serial data loading clock input. See Figure 4. This input has an internal $1M\Omega$ pullup resistor.
23	Serial Data: The controlling, 47-bit serial data input. With Chip Select maintained at a logic "0" the serial data is entered at this pin, loaded bit 46 first, bit 0 last. Detailed information on the allocation and function of serial data bits (0 to 46) is available on Pages 6, 7, 8 and 9. Data load timing should be carried out as described in Figure 4. This input has an internal $1M\Omega$ pullup resistor.
24	Chip Select: The data loading control function. During serial loading this input should be operated as shown in Figure 4. New data is latched on the rising edge of this waveform. This input has an internal $1M\Omega$ pullup resistor.
	Serial data control information is given on Pages 6, 7, 8 and 9 with reference to Figure 3.

External Components and Interfacing




Fig.2 Recommended External Components

Circuit References

Component	Value	Tolerance	Input Components
R,	390kΩ	±10%	C ₃ or C ₄ , C ₅ , R ₃ . Mic. Input (1 or 2) coupling and Op-Amp gain/pre-emphasis. Component values
R,	100kΩ	±10%	recommended are to provide gain of 6.0dB at 1kHz.
R,	100kΩ	±10%	C_a/C_a or R_a may be varied to provide alternative gain
R₁ R₂ R₃ R₄	10kΩ	±10%	settings.
C ₁ C ₂ C ₃ C ₄	1.0μF 1.0μF	±20% ±20%	For a "gain only" configuration a resistor can be employed at the Amp Input (-).
C	3.3nF	±10%	
C ₄ C ₅ C ₆ C-	3.3nF 39pF 0.1μF 0.1μF	±10% ±20% ±20% ±20%	Compression Time Constant R_1 , R_2 , C_2 .
C ₅ C ₆ C ₇ C ₈ C ₉ X ₁	0.1μF 1.0μF 4.0MHz	±20% ±20%	Noise "Signal" Integration R_4 , C_8 .

Layout Recommendations

Audio microcircuit performance will be affected by external noise.

All external components should be kept as close to the device as possible.


Tracks to the device should be kept short, particularly the Audio and $V_{\mbox{\scriptsize BIAS}}$ inputs.

A "ground-plane" connected to V_{ss} will help to eliminate external pick-up.

Ensure that all inputs (analogue and d.c.) are free from noise.

Xtal/clock and digital tracks should be kept well away from analogue circuitry. Analogue inputs and outputs should be screened wherever possible with high-level outputs isolated from very low-level inputs.

PMR Audio Processor



Circuit Descriptions and Serial Control Information

Control bits	Function	Notes
0 0 1	Mic. Select – Microphone Input 1 – Microphone Input 2	A multiplexed "microphone" input allowing the use of differing type and level voice inputs.
	Input Op-Amp	With external components, this amplifier can be used as a pre-amplifier and pre-emphasis circuit in the Tx speech path. This gain element is available to adjust the drive level from differing signal sources and microphone sensitivities. Enabled by bits 1 and 2.
1 2 0 0 1 0 0 1 1 1	Input Select - Internal bias path, no input selected. - Selected Microphone Input. Highpass Filter gain set to 26dB. - Rx Audio Input. Powersave Op-Amp. - Internal bias path, no input selected. Powersave Input Op-Amp.	Transmit or receive audio sources are selected, inserting the appropriate path gain for the chosen input. The input path can be set to bias whilst allowing receiver monitoring. Input Op-Amp is enabled for transmit selection.
3 4 5 6 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 1 0 0 1 1 0 0 0 0 1 0 1 1 1 0 0 0 1 1 1 1 1 0 1 0 0 1 1 1 1 1 0 1 0 0 1 1 1 1 1 1	Input Gain Amplifier - Gain Set 0.0dB 1.0dB 2.0dB 3.0dB 4.0dB 5.0dB 6.0dB 7.0dB 8.0dB 9.0dB 10.0dB 11.0dB 12.0dB 13.0dB 14.0dB 13.0dB	A gain element intended to adjust the drive level to the compressor, catering for differing signal sources and microphone sensitivities.
7 0 1	Compressor (VOGAD) – By-pass and powersave compressor. – Enable signal through compressor.	A pre-set, selectable voice amplitude compression circuit, providing optimum drive levels to the transmission medium from differing signal level inputs. The Input Highpass Filter must be used with this element.
8 0	Input Highpass Filter – By-pass and powersave filter. – Enable Input Highpass Filter.	A 300Hz speech-path shaping lowpass filter. See Figure 5. The filter gain is increased to +26dB when Mic. is selected (bits 1 and 2).
9 0 1	Input Lowpass Filter – By-pass and powersave filter. – Enable Input Lowpass Filter.	A 3000Hz speech-path shaping, highpass filter. See Figure 5.
10 11 12 13 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 1 0 0 0 1 0 1 0 1 0 0 1 1 0 0 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 1 0 0 1 1 1 1 1 1	Pre-Process Gain - Gain Set -2.75dB -2.50dB -2.25dB -2.00dB -1.75dB -1.50dB -1.25dB -1.00dB -0.75dB -0.50dB -0.25dB 0dB 0.25dB 0.50dB 0.75dB 1.00dB	An in-line output drive stage providing adjustable gain or attenuation to compensate for level tolerances in the external audio processes and peripherals. The output of this amplifier stage can be routed via an external path, or output to further voice processing (e.g. "Frequency Inversion Voice Scrambling"), or the introduction of Sub-Audio Tones or In-Band data to the system.
		Reference Figure 3

Circuit Descriptions and Serial Control Information

Control bits	Element	Notes			
14 0 1	Process Select - Pre-Process Internal Path - External Audio Process	To select either the Internal Signal Path or the External Audio Process Input. This external input could be from a "Voice Scrambler" or the composite audio from a Sub-Audio or data signalling system.			
	Post-Process Gain	A fixed 2.0dB gain stage.			
15 0 1	Pre-emphasis - Powersave and by-pass pre-emphasis. - Enable pre-emphasis path.	A selectable pre-emphasis stage set around 1.0kHz, with a characteristic of 6dB per octave. Is also powersaved when Process Bypass is selected (bits 18 and 19).			
Internal "B"	Deviation Limiter	A selectable, pre-set amplitude limiting stage for deviation control. Powersaved when Process By-pass is selected (bits 18 and 19).			
16 0 1	Post-Deviation Limiter Filter - Narrow filter bandwidth, cut-off = 2550Hz. - Wide filter bandwidth, cut-off = 3000Hz.	This selectable lowpass filter is adjustable to Narrow (2550Hz) and Wide (3000Hz) bandwidths, allowing for different channel spacing requirements. See Figure 6.			
17 0 1	Powersave and by-pass filter.Enable filter path.	This filter is also powersaved by internal bit B			
Internal "A or B"	De-emphasis	A selectable stage set around 1.0kHz, with a characteristic of 6dB per octave.			
18 19 0 0 1 0 0 1 1 1	Output Drive Selector - Test Signal Path - Process Path - - Process Path - - Process By-pass Path 4	To select the path to the Output drive stages. – Via de-emphasis element. – Via de-emphasis by-pass.			
20 21 22 0 0 0 0 1 0 0 0 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 1 1	VCO Reference Drive Attenuator - Gain Set -28dB -24dB -20dB -16dB -12dB -8.0dB -4.0dB 0.0dB	The in-line control attenuator for the VCO reference channel drive output.			
23 24 25 26 0 0 0 0 0 1 0 0 0 0 1 0 0 1 1 0 0 0 0 1 0 1 1 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1	VCO Reference Drive Amplifier - Gain Set	The in-line control amplifier/attenuator for the VCO reference channel drive output. Reference Figure 3			

Circuit Descriptions and Serial Control Information

Control bits	Element	Notes
27 0	Output Control - Powersave VCO Ref. Amplifier and Attenuator, disable Ref. and Drive Outputs. V _{Bias} at both outputs. - Enable Ref. Tx and VCO Tx Outputs.	
28 29 30 31 0 0 0 0 1 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1	VCO Drive Attenuator - Gain Set -48.0dB -44.8dB -41.6dB -38.4dB -35.3dB -32.0dB -28.8dB -25.6dB -22.4dB -19.2dB -16.0dB -12.8dB -9.6dB -6.4dB -3.2dB 0dB	The in-line control attenuator for the VCO Tx channel drive output. This channel is also selected as Audio Output (Rx) under the control of bit 36. This attenuator can be used in a volume control application.
32 33 34 35 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 1 1 0 0 0 0 1 0 1 0 1 0 0 1 1 0 0 1 1 0 0 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 0 1 1 1 1 1 0 1 1 1 1 1	VCO Drive Amplifier - Gain Set -2.75dB -2.50dB -2.25dB -2.00dB -1.75dB -1.50dB -1.25dB -1.00dB -0.75dB -0.50dB -0.25dB 0dB 0.25dB 0.50dB 0.75dB 1.00dB	The in-line control amplifier/attenuator for the VCO Tx channel drive output. This channel is also selected as Audio Output (Rx) under the control of bit 36. This amplifier can be used in a volume control application.
36 0 1	Audio Output (Rx) - Output at bias, disabled. - Rx Audio Output Enabled.	This function is designated for use in the Rx mode but can be used as a parallel output to the VCO Drive (Tx).
37 38 39 0 0 0 1 0 0 0 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 1 1	Squelch Filter (Gain) - Gain Set -3.0dB -2.0dB -1.0dB 0dB 1.0dB 2.0dB 3.0dB 4.0dB	The squelch function is set by bits 45 & 46 (Squelch Source Selection). The centre frequency gain of this element is 35dB, data selected gain variations (-3.0dB to 4.0dB) are around this value.
40 0 1	Squelch Filter (Narrow/Wide) - Narrow ($fc \approx 18 \text{kHz} \pm 6.5 \text{kHz}$). - Wide ($fc \approx 25 \text{kHz} \pm 8.5 \text{kHz}$).	For use in wide or narrow channel systems. The squelch function is set by bits 45 & 46 (Squelch Source Selection).
		Reference Figure 3

Circuit Descriptions and Serial Control Information

	Contr	ol bit	s
41 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	42 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1	43 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1	440000000000000000000000000000000000000
	45 0 1 0	46 0 0 1	

Element		Notes
Squelch Threshold Volta 3.500V d.c. 3.366 3.233 3.100 2.966 2.833 2.700 2.566 2.433 2.300 2.166 2.033 1.900 1.766 1.633 1.500		The fine squelch adjustment level from the digital-to-analogue converter. These threshold levels are used as a comparison with the selected input noise voltage (bits 45 and 46). Variation in V _{DD} will produce variation in threshold levels.
Squelch Source Selector - Internal bias path. - Integrated external Noise - R.S.S.I. Input. -		 Enable Detector Filter and Rectifier. Enable Detector Filter and Rectifier. Enable Detector Filter and Rectifier. (Do not use this setting, reserved for future designs)

Internal "A"

Selects the De-emphasis element in the Process path, powersaves the De-emphasis element in Process or De-emphasis By-pass (bits 18 and 19).

Internal "B"

Powersaves the Post-Process path when Process By-pass selected (bits 18 and 19).

Rx Noise Path

Any audio present at the Rx Audio Input will also be available via the squelch filter (when enabled) for use as a squelch detection level. This means that the FX506 can be set to "idle" with the majority of circuit elements powersaved until a "significant noise" level is used to produce a "squelch drive output."

Test Signal Path

This path, when selected, can be used as a direct path, via the Output Drive Selector (bits 18 and 19), to dynamically set and balance the VCO drive and reference output levels.

Powersave

The list below briefly shows the elements that can be powersaved via serial control:

Pre-Process Path: Op-Amp - Compressor circuit - Input Highpass Filter -

Input Lowpass Filter.

Post-Process Path: Pre-emphasis - Limiter - Post Deviation Limiter Filter -

De-emphasis - VCO Ref. Attenuator and Amplifier.

Squelch System: Bandpass Filter - Squelch Rectifier.

The following elements are active at all times:


Input Gain Amp - Pre-Process Gain Amp -

Post-Process Amp (+2.0dB) - VCO Drive Attenuator and Amplifier - Digital-to-Analogue Converter - Squelch Level

Comparator.

Reference Figure 3

Serial Control Bits - Loading and Timing Information




Data Loading

Serial Data bits, whose functions are described on Pages 6, 7, 8 and 9, are loaded to the FX506 using the timing format illustrated on this page. All 47 bits must be loaded. Data is loaded bit 46 first, bit 0 last.

Function		Min.	Тур.	Max.	Unit
Serial Clock [1]					
'High' Pulse Width	t _{PWH}	600	-	-	ns
'Low' Pulse Width	t _{PWL}	600	-		ns
Serial Data [2]					
Data Set-Up Time	t _{DS}	360	=	-	ns
Data Hold Time	t _{DH}	120	-	-	ns
Chip Select [3]					
Select Set-Up Time	t _{css}	600	(-)		ns
Select Hold Time	t _{csh}	600	_	_	ns

- [1] The Serial Clock pulses do not have to be symmetrical, as shown above, but pulse lengths must conform to the "minimum" time specification.
- [2] Individual data bits (logic "1" or "0") are loaded to the device on the rising edge of the Input Serial Data clock pulse, the data hold period (t_{DH}) is to ensure that the data level is steady when it is sampled.
- [3] The full 47-bit data word is latched into the device on the rising edge of the Chip Select waveform, at this time the loaded data is acted upon and the circuit configuration will change.


System Response Characteristics



System Frequency Characteristics

Figure 5 shows a typical, response curve of the Pre-Process path, in receive mode, set against the device specification. The general characteristic shape is produced by the Input Highpass and Lowpass Filters, without the pre-emphasis element.

Figure 6 shows a typical response curve of the Post-Process path set against the device specification. The general characteristic shape is produced by the Post-Deviation Limiter Filter, without the de-emphasis element.



Application Information

The PC5060

A custom designed printed circuit board, is available for the evaluation of, and experimentation with, the FX506. The board, which consists serial data switches, clock and data loading system, can be used stand-alone, requiring only audio signal inputs and an audio output device. Alternatively, the PC5060 can be connected externally via a 3-line serial bus, allowing a microprocessor or external logic device to control the FX506.




Fig.7 PC5060 - The Evaluation Board

PC5060 Description

The FX506 external component configuration is as recommended on Figure 2. A d.c. supply of between 7 and 16 volts, at 100mA, is required.

Connector J1 provides inputs and outputs to the FX506 with T1 – T14 available as monitor points.

The remaining circuitry of the PC5060 provides internal Data, Clock and Chip Select operation, with control bits 0 – 46 (Serial Data In) set by switch combinations SW1 – SW6.

To operate the PC5060 with internally produced data, links LK1, LK2, LK3 must be in position.

To operate from an external microprocessor via a three-line serial system, links LK1, LK2, LK3 must be removed and control data applied via J1 pins 1 – 3.

Monitor points T1 – T14 are active under all conditions.

Application Information

PC5060 Operation

Connect audio and data inputs and outputs as required, via connector J1. Provide a d.c. supply (7–16 volts @ 100mA) to CONN1, observing correct polarity. Interface connections to the PC5060 via connector J1 are given in Table 1. Suggested examples of circuit element configurations are given on Pages 14 and 15. A full 47-bit word must be entered for every operation. Serial data information is given on Pages 6, 7, 8 and 9.

J1 Pin	Monitor	Function	J1 Pin	Monitor	Function
	T14	Mic. Out	7	T7	Rx Audio In
1	T13	Chip Select (LK2)	8	T6	R.S.S.I.
2	T12	Serial Data In (LK1)	9	T5	VCO Drive (Tx)
3	T11	Serial Clock In (LK3)	10	T4	VCO Ref. (Tx)
4	T10	Squelch Drive	11	T3	Audio Out (Rx)
5	T9	Ext. Audio Process In	12	T2	Mic. 1 In
6	T8	Ext. Audio Process Out	13	T1	Mic. 2 In

Internal Data Control

Ensure links LK1, LK2, LK3 are in position. Links select the source of the Chip Select, Serial Data and Serial Clock inputs.

Apply a suitable audio signal level. Audio specifications are detailed on the "Specification" page.

Using switches SW1 – SW6 set the required serial control data word for the FX506 functions (bits 0 – 46).

Load the set data by momentarily pushing SW7 "Load Data." Do not operate the PC5060 from external sources with the links in position.

External Data Control

Remove links LK1, LK2, LK3 from the board.

Apply a suitable audio signal level. Audio specifications are detailed on the "Specification" page.


Ensure that Chip Select, Serial Data and Serial Clock logic lines are connected to the PC5060 via J1.

Load and latch the required serial control data word for the FX506 functions (bits 0-46) from the microprocessor, as described in the Timing Diagram Figure 4.

Pre-Process Path	Bit				
Mic. Select	0	(loa	aded la	st)	Choice of two microphone (Tx) inputs.
Input Select	1	2			Transmit, Receive and Gain Amp inputs.
Input Gain	3	4	5	6	Variable gain stage 0dB to 15dB.
Compressor	7				Enable or by-pass Compressor.
Input Highpass	8				300Hz Lowpass filter stage.
Input Lowpass	9				3000Hz Highpass filter stage.
Pre-Process Gain	10	11	12	13	Variable gain stage -2.75dB to 1.0dB.
Post-Process Path	Bit				
Process Select	14				Select Internal or External signal path.
Pre-Emphasis	15				Enable or by-pass Pre-Emphasis.
Post-Limiter Filter	16	17			Enable or by-pass and select bandwidth of filter.
Output Drive Select	18	19			Select Process, By-pass or Test paths.
VCO Ref. Attenuator	20	21	22		Variable attenuation stage 0dB to -28dB.
VCO Ref. Amp	23	24	25	26	Variable gain stage -2.75dB to 1.0dB.
Output Control	27				Enable or powersave output drives.
VCO Drive Attenuator	28	29	30	31	Variable attenuation stage 0dB to -48dB.
VCO Drive Amp	32	33	34	35	Variable gain stage -2.75dB to 1.0dB.
Audio Out (Rx)	36				Enable or bias Audio Output (Rx).
Squelch System	Bit				
Squelch Filter Gain	37	38	39		Variable gain stage, 35dB, -3.0dB /+4.0dB.
Squelch Filter B/W	40				Select filter frequency Narrow/Wide (18/25kHz).
Squelch Threshold	41	42	43	44	Threshold voltage range 1.5v to 3.5v.
Squelch Source	45	46	(loa	aded first)	Select Source from Noise, R.S.S.I. or bias.


Application Information

Suggested Evaluation Tests and Settings



Active elements used in the signal path.

- Powersaved or by-passed elements that are not employed in the signal path.
- Active elements used in the squelch path.



Application Information

Suggested Evaluation Tests and Settings

Operational Information

The functions of the FX506 are selected and controlled using the 47-bit Serial Data Input. This application section (pages 12, 13, 14 and 15) assists in the familiarization of control by providing example operational paths and system confidence tests.

The signal levels employed in these examples are to demonstrate the functions of the device. Maximum and minimum operational signal levels are detailed in the "Specification" pages. A final output signal level of 1.0 volt rms is considered, operationally, to be 100% (FM deviation).

Set-up and enter the example data word in accordance with Figures 2 and 4, or using the PC5060 Evaluation System. Test the FX506 using levels and points detailed in Tables 2, 3 and 4.

Experimentation will indicate the signal element configuration and required control settings for various input and output levels.

Control Information is available on Pages 6, 7, 8 and 9

	bit 0 - 0100100	1 111100X0	X1011111 10111111	11010XXX	XXXXX00 - b	oit 46
0 = 10	ogic 0		1 = logic 1		X = not import	ant to the example
Step	Input –	Level rms @ 1kHz)	Output –	Level aV rms @ 1kHz)	Note	Output Level Ref. to Max.
1	Mic. 1	10	Pre-Process Audio	794	Bit 14 = X	
2	Ext. Audio Process In	794	VCO Drive and Ref.	1000	Bit 14 = "1"	100%
3	Mic. 1	6	Pre-Process Audio	467	Bit 14 = X	60%
4	Ext. Audio Process In	467	VCO Drive and Ref.	600	Bit 14 = "1"	60%
5	Mic. 1	6	VCO Drive and Ref.	600	Bit 14 = "0"	60%
6	Mic. 1	60	VCO Drive and Ref.	1000	Bit 14 = "0" Comp. & Limi	100%

	bit 0 - X0101110	111100X0	X110XXXX	XXX01111	11011XXX	XXXXX00 -	bit 46
0 = 10	ogic 0		1 = lo	gic 1		X = not import	ant to the example
Step	Input –	Level rms @ 1kHz)	Out	The second secon	Level V rms @ 1kHz)	Note	Output Level Ref. to Max.
1 2	Rx Audio In Ext. Audio Process In	200 794	Pre-Proce Audio Out		794 1000	Bit 14 = X Bit 14 = "1"	100%
3	Rx Audio In	123	Audio Out		600	Bit 14 = "0"	60%
4	Rx Audio In	123	Audio Out	t (Rx)	600±	Bit 14 = "0" vary bits 28	60%± - 35 for Volume

	bit 0 -	- X00X	CXXXXOO OOXXXXXO	X0XXXXXX XXX	OXX	XX XXXX	0110 1110110 - bit 46
0 = 10	ogic 0			1 = logic 1			X = not important to the example
Step	Input	-	Level (mV rms @ 25kHz)	Output	-	Level	Note
1	Rx Audio	In	0	Squelch Drive		logic "1"	No noise - "Noise Out" = V
2	Rx Audio	In	50.0	Squelch Drive		logic "0"	Noise In - "Noise Out" decrease

Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage	-0.3 to 7.0V
Input voltage at any pin (ref V _{SS} = 0V)	-0.3 to $(V_{DD} + 0.3V)$
Sink/source current (supply pins)	+/- 30mA
(other pins)	+/- 20mA
Total device dissipation @ T _{AMB} 25°C	800mW Max.
Derating	10mW/°C
Operating temperature range: FX506P	-30°C to +70°C (plastic)
FX506LG/LS	-30°C to +70°C (plastic)
Storage temperature range: FX506P	-40°C to +85°C (plastic)
FX506LG/LS	-40°C to +85°C (plastic)

Operating Limits

All device characteristics are measured under the following conditions unless otherwise specified: $V_{DD} = 5.0 \text{V}$. $T_{AMB} = 25 ^{\circ}\text{C}$. Xtal/Clock $f_0 = 4.0 \text{MHz}$. Audio level 0dB ref: = 600mV rms (60% deviation, FM).

Characteristics	See Note	Min.	Тур.	Max.	Unit
Static Values					
Supply Voltage		4.5	5.0	5.5	V
	nts Enabled)	_	8.0	_	mA
	Powersave)	= /	3.0	_	mA
Dynamic Values					
Input Logic "1"	1	3.5		_	V
Input Logic "0"	i	-	_	1.5	v
nnut Impedonasa					
nput Impedances Digital		0.1	1.0		MO
Mic.1 or 2		0.1		-	MΩ
Rx Audio		50.0	1.0	_	kΩ
External Audio Process			_	_	kΩ
Amp Input		1.0	_	_	MΩ
Noise, R.S.S.I.		1.0	_		Ω M Ω
And the second s					
Output Impedances Pre-Process Audio		_	_	3.0	kΩ
Audio Out (Rx)		_	_	3.0	kΩ
VCO Drive and Ref. Out		_	_	3.0	kΩ
Squelch Drive (Logic "1")		_	1.25	_	kΩ
(Logic "0")		_	150	_	Ω
Noise Output (Diode cond	ductina)	_	10.0	-	kΩ
	conducting)	_	400	-	kΩ
Signal Path Switch Isolation	(Disabled)				
Switches	(2.000.00)	40.0	_	_	dB
Test Path		-	80.0	_	dB
Name I I mand I amount					
Signal Input Levels Mic.1 or 2	11	1.0		100	mV rms
Rx Audio		1.0	123	200	mV rms
External Audio Process			123	795.0	mV rms
Noise, R.S.S.I.	2	=	_	5.0	V
ignal Output Levels	11				
Pre-Process Audio		_	600	1000	mV rms
VCO - (Drive, Ref.)		, <u> </u>	_	1000	mV rms
Audio (Rx)			_	1000	mV rms
ariable Element Step Tolera	ance				
Input Gain Amp	unice		_	± 30.0	0/
Pre-Process Gain		(200 4)		± 40.0	%
VCO Ref. Attenuator				± 12.5	%
VCO Drive Attenuator		_		± 15.625	%
VCO DIIVE ADEIIIAM			-	T 13 0/3	-/-

Specification

Characteristics	See	Note	Min.	Тур.	Max.	Unit
Output Distortion			9			
Output Signal-to-Noise R	atio	3	_	45.0	48.0	dB
Total Harmonic Distortion	l evel	3	22	45.0	-40.0	dB
Total Hamonic Distortion	LOVEI	0			-40.0	ub
Compressor						
Dynamic Range			-	30.0	_	dB
Attack Time			_	0.55	_	ms
Decay Time			-	8.5	_	ms
Deviation Limiter						
		4	_	2.828	_	V p-p
mpat rinconolac				2.020		v p-p
Frequency Responses						
Pre-Process Path - Figur	re 5	6				
Passband Frequencies (-		_	300	_	3400	Hz
Passband Ripple	(300Hz - 400Hz)	5	-3.0	_	1.0	dB
0	(400Hz - 3400Hz)	5	-1.5	-	1.0	dB
Stopband Attenuation	(f = 5kHz)		3.0	4.2	-	dB
High Frequency Roll-off	(f = >5kHz, <20kHz)		12.0		-	dB/oct.
Stopband Attenuation	(f = 250 Hz)			2.3		dB
Low Frequency Roll-off	(f = <250 Hz)		6.0		7	dB/oct.
Post-Process Path - Fig.	ure 6	7				
Wideband: Lowpass Fre			_		3000	Hz
Passband Ripple	(< 2700Hz)	8	-1.5	_	1.0	dB
	(2700Hz - 3000Hz)	8	-3.0		1.0	dB
Stopband Attenuation	(f = 5kHz)		12.2	17.0	_	dB
High Frequency Roll-off	(f = 3kHz, <20kHz)		18.0	_	_	dB/oct.
Narrowband: Lownage E	oguanov (2dP)				0550	11-
Narrowband: Lowpass Fr Passband Ripple			1.5	_	2550	Hz
assuand hippie	(< 2300Hz) (2300Hz - 2550Hz)		-1.5	_	1.0	dB
Stopband Attenuation	(f = 4.25 kHz)		-3.0 12.2	170	1.0	dB
High Frequency Roll-off	(f = 4.25 kHz) (f = >2.3 kHz, <5.1 kHz)	7)	18.0	17.0	_	dB dB/act
riigii riequency noii-on	U = >2.0KHZ,<0.1KHZ	-)	10.0	/ - 1/	-	dB/oct.
Pre-emphasis: Passband		300		3000	Hz	
	ain at 1kHz		_	0	-	dB
	lope Characteristic	9	5 — 5	6.0	_	dB/oct.
De-emphasis: Passband			300		3000	Hz
	ain at 1kHz		-	0	_	dB
S	lope Characteristic	9	_	6.0	_	dB/oct.
Squelch Bandpass Filte	r					
Centre Frequency Gain	(Wide and Narrow)		_	35.0	_	dB
Selectable Gain		10	-3.0	-	4.0	dB
Narrow Band:	(0.0		1.0	UD.
Centre Frequency	(fc)		_	18.75		kHz
Bandwidth	(fc±)		_	6.5		kHz
Wideband:	0/			0.0		NI IZ
	(fc)		_	25.5	_	kHz
Centre Frequency						


Notes

- 1.
- A percentage of the applied $\rm V_{\rm DD}$ (70% or 30%). These inputs are compared internally with the Digital-to-Analogue converter. 2.
- With a signal output level of 600mV rms, measured in a 30.0kHz bandwidth. Levels at the input of the Limiter element, centred about V_{BIAS} (note 2). 3.
- 4.
- This parameter remains within specification when pre-emphasis is employed. With both Input H.P.F. and L.P.F. in circuit, but without pre-emphasis. With Limiter B.P.F., but without de-emphasis characteristics. 5.
- 6.
- 7.
- 8. This parameter remains within specification when de-emphasis is employed.
- 9. Accuracy = \pm 0.5dB from nominal slope characteristic.
- The gain variation around the centre frequency (fc). 10.
- 11. See Page 15 (Suggested Evaluation Tests) for information on gain element settings.

Package Outline

The FX506P, the dual-in-line package is shown in Figure 10. The 'LG' version is shown in Figure 11 and the 'LS' version in Figure 12. To allow complete identification, the 'LG' and 'LS' packages have an indent spot adjacent to pin 1 and a chamfered corner between pins 3 and 4. Pins on all three package styles number anti-clockwise when viewed from the top (indent side).

Fig. 10 FX506P 24-pin DIL Package



Ordering Information

FX506P 24-pin plastic DIL

FX506LG 24-pin quad plastic

encapsulated bent and

cropped

FX506LS 24-lead plastic leaded chip

carrier

PC5060 FX506 Evaluation Printed

Circuit Board – (compatible with a 24-pin DIL device)

Handling Precautions

The FX506 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

Fig.11 FX506LG 24-pin Package





Fig. 12 FX506LS 24-lead Package



CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.



CONSUMER MICROCIRCUITS LIMITED

Telephone: (0376) 513833 Telex: 99382 CMICRO G Telefax (0376) 518247