

Consumer Microcircuits Limited

PRODUCT INFORMATION

FX709 Voice Store Retrieve CVSD Codec

Features

With compliments of Island Labs

- CVSD Encode + Decode
- Programmable Clock Rates
- Programmable Voice Filters
- Voice Power Output
- Voice Spectrum Monitor
- 8-bit Memory/Instruction I/O
- Processor Interface

Publication No. D/709/3 March 1988
Applications Provisional Issue

FX709

- Voice Message Mailbox
- Status Annunciators
- Re-try Message Forward
- Voice Security Scrambling
- Voice Data Communications
- Time/Frequency Companding
- Audio Delay Functions



Fig. 1 System Schematic Diagram

Brief Description

The FX709 is an audio-digital interface codec for microprocessor controlled Voice Store and Retrieve applications.

In encode, audio input signals are bandlimited by a lowpass filter and digitised by a CVSD 1-bit serial encoder. After conversion to 8-bit parallel format, encoded data is read to the I/O bus for storage in memory. In decode, memory contents written into the I/O port are converted back to 1-bit serial form and decoded by a CVSD decoder. The decoder output is lowpass filtered and output as retrieved audio.

The audio encode/decode functions are independently controlled, permitting concurrent or asynchronous VSR operations to be performed. Time and frequency companding is available via independently programmable encode/decode data rates and filter cut-offs.

Support for VOX functions and 'Pause' memory management is provided by the power assessment register.

This contains two 4-bit numbers representing the average signal levels into the data encoder and a replica encoder over a programmable averaging period.

The device instruction set includes input/output signal switching and a standby powerdown function. The FX709 is a lowpower CMOS circuit and uses a single 5 volt supply.

Pin Number

Function

DIL	Quad	
FX709J	FX/09LH	
1	1	Xtal/Clock: Output of clock oscillator inverter.
2 3 4	2 3 4	$ \begin{array}{c} \textbf{A}_{0} \\ \textbf{A}_{1} \\ \textbf{R}/\overline{\textbf{W}} \end{array} \end{array} \right) \begin{array}{c} \text{These pins determine which} \\ \text{register may be addressed via} \\ \text{the I/O port.} \end{array} $
		Table A ₀ A ₁ R/W Register
		0 0 0 'A' instruction 1 0 0 'B' instruction 0 1 0 Decoder 1 1 0 No register 0 0 1 Status 1 0 1 Power 0 1 1 Encoder 1 1 1 No register
5	5	$\overline{\textbf{CS}}$: Chip select input, this input has a 1M Ω pullup to V _{DD} .
6 7 8 9 10 11 12 13	6 7 8 9 10 11 12 13	$ \begin{array}{c} D_0 \\ D_1 \\ D_2 \\ D_3 \\ D_4 \\ D_5 \\ D_6 \\ D_7 \end{array} \right) I/O \text{ port} $
14	14	IRO : Interrupt request output, this pin is the output of the interrupt request generator. This device can be "wire OR'd" with other active low components. See section on Interrupt Requests. (100k Ω pullup to V _{DD}).
15	15	Wait Output: The circuit requires a minimum chip select time of t_{ACS} . If the host microprocessor has a CS time of less than this the WAIT output must be used to delay the microprocessor when accessing the FX709. (See Figure 7 for the relative timing of A ₀ , A ₁ , CS, R/W and WAIT.). (100k Ω pullup to V _{DD}).
16	16	No connection.
17	17	Analogue output B: (See Fig. 4.)
18	18	Analogue output A: (See Fig. 4.)
19	19	V_{Bias} : This is the bias or analogue ground pin and is internally set to $V_{\text{DD}}/2$. It should be decoupled to V_{SS} with a capacitor of 1.0 μ F (min.).
20	20	Analogue input A: (See Fig. 2, Note 4 and Fig. 4.)
21	21	V _{DD} : Positive supply.
22	22	Analogue input B: (See Fig. 2, Note 4 and Fig. 4.)
23	23	No connection.
24	24	Analogue input C: This is the analogue input to the power encoder.
25	25	Analogue output A/B: (See Fig. 4.)
26	26	No connection.
27	27	V_{ss} : Negative supply.
28	28	Xtal/Clock Input: This is the input to the clock oscillator inverter. 1MHz Xtal input or externally derived clock is injected at this pin.



NOTES:

- C_G used to reduce voltage overshoot. Refer to CML Crystal application Applications Note D/XT/1 April 86.
- R₂, C₂ forms a lowpass filter input to 'C' input power assessment circuit. The values shown represent a 820Hz lowpass although other cutoff frequencies may be selected depending on the application – see page 9.
- 3. Additional decoupling may be necessary for noisy supplies.
- To prevent unwanted internal oscillations at the Encoder input pins, the source impedance to these inputs must be less than 100Ω. Output idle channel noise levels will improve with even lower source impedances.

Compor	nent Ref	erences
	Unit	Tolerance
Component	Value	
R ₁	≥1M	7 +10%
R ₂	5.6k	
C _G	68p	Note 1
CD	33p	Note 1
C ₁	0.1µ	
C ₂	33n	
C ₃	0.1µ	+20%
C ₄	0.1µ	
C ₅	1.0µ min	
C ₆	0.1μ	

Fig. 2 External Component Connections



Analogue Switching



Frequency and Data Rate Control

Six bits of Instruction Register A ($D_2 - D_7$) control the data rates of the encoder and decoder and the bandwidths of the filters for the encoder and decoder. The configuration of the frequency dividers is as shown in the diagrams below and obtainable combinations of frequencies with various input clocks are listed.



	CLOCK INPUT	N1	N2	FILTER CLOCK (Hz)	LOWPASS FILTER BW PB. ± 1dB	N3	DATA CLOCK (kbs)
	2MHz	8 8 10 10	2 2 2 2	125k 125k 100k 100k	3320 3320 2656 2656	4 8 4 8	62.5 31.25 50.0 25.0
	1MHz '' '' ''	8 8 8 10 10 10	1 1 2 1 1 2	125k 125k 62.5k 62.5k 100k 100k 50k	3320 3320 1660 2656 2656 1328	4 8 4 8 4 8 4	31.25 15.625 31.25* 15.625* 25.0 12.5 25.0*
the Codec insertion loss is not according to the specification at these settings. (see Page 10).	2.048MHz	8 8 10 10	2 2 2 2 2	128k 128k 102.4k 102.4k	1328 3400 3400 2720 2720	8 4 8 4 8	12.5* 64.0 32.0 51.2 25.6
	1.024IVIHz '' '' '' ''	8 8 10 10 10 10	1 2 2 1 1 2 2	128k 128k 64k 64k 102.4k 102.4k 51.2k 51.2k	3400 3400 1700 2720 2720 1360 1360	4 8 4 8 4 8 4 8	32.0 16.0 32.0* 16.0* 25.6 12.6 25.6*
	614.4kHz 768.0kHz	8 10	1 1	76.8k 76.8k	2040 2040	8 8	9.6* 9.6*

Table 1 Possible combinations of clock input frequency, filter cutoff (Hz) and Data Clock (kbs)

4

Register Truth Tables

The following tables describe the function of each bit within each register. 'Address Input' logic states are shown in the top right hand corner of each table. The following registers are described below:

- Instruction Register 'A' Instruction Register 'B' Status Register Power Register
- [IRA]pages 5 and 6[IRB]pages 6 and 7[SR]pages 8 and 9[PR]page 9

IRA		1	NSTRUCTION	REGISTER 'A' $A_0 = 0$ $A_1 = 0$ $R/W = 0$
Bit	Function Name	Logic State	References	NOTES
Do	Encoder Idle	1 0	SRD3	 D₀ sets the encoder idle/normal mode of operation. FORCED: Forces the encode register to fill with a 1010101 idle pattern. <i>Note: incoming encoded data is still available for the power assessment circuits.</i> NORMAL: Allows the encode register to fill with encoded data. Data is transferred to the encode buffer during the last bit of the encode byte.
D1	Decoder Data Source In Overspill	1	SRD4	 D₁ determines the source of data for the decoder. ENCODER: Internally connects the output of the encode register to the input of the decode register. This condition effectively connects the audio straight through. The encoded data may still be accessed via the encode buffer, and I/O port. Fills the decode register with idle pattern. In either case data may be loaded into the decode register via the I/O port. This automatically overwrites the current contents of the decode register.
D ₂	Decode Data Rate Clock Divider	1 0	Fig. 5 Table 1	D ₂ sets the Decode data rate divider. ÷ 8 ÷ 4
D ₃	Decode Filter Clock Divider	1 0	Fig. 5 Table 1	D ₃ sets the Decode Filter Clock Divider and hence the Filter Cut-off Frequency. ÷ 2 ÷ 1
D ₄	Decode Master Clock Divider	1 0	Fig. 5 Table 1	D₄ sets the Decode Master clock divider. ÷ 10 ÷ 8

IRA		I	NSTRUCTION	REGISTER 'A' $A_0 = 0$ $A_1 = 0$ $R/W = 0$
Bit	Function Name	Logic State	References	NOTES
D₅	Encode Data Rate Divider	1 0	Fig. 5 Table 1	D₅ sets the Encode Data Rate Divider. ÷ 8 ÷ 4
D ₆	Encode Filter Clock Divider	1 0	Fig. 5 Table 1	 D₆ sets the Encode Filter Clock Divider and hence the filter cut-off frequency. ÷ 2 ÷ 1
D ₇	Encode Master Clock Divider	1 0	Fig. 5 Table 1	D ₇ sets the Encode Master Clock Divider. ÷ 10 ÷ 8

IRB		1	NSTRUCTION	REGISTER 'B' $A_0 = 1$ $A_1 = 0$ $R/W = 0$
Bit	Function Name	Logic State	References	NOTES
Do	Page			$D_0 - D_2$ set the "page size" in Encode Data bytes. (one byte = 8 serial data bits) in accordance with the table below:
D ₁				D ₂ D ₁ D ₀ : PAGE BYTES Page Period @32kbs
D ₂	Size Set	See I	Notes	0 0 0 : 32 8ms 0 0 1 : 64 16ms 0 1 0 : 96 24ms 0 1 1 : 128 32ms 1 0 0 : 160 40ms 1 0 1 : 192 48ms 1 1 0 : 224 56ms 1 1 1 : 256 64ms
D ₃	"A/B" Encode	0	Fig. 4	D ₃ defines which audio input A or B is connected to the encoder via the encode filter. (See fig. 4). AUDIO INPUT "A": Internally connects the "A" audio input to the encode filter input. The "A/B OUT" pin outputs filtered audio "A". Audio input "B" set to $V_{DD}/2$. AUDIO INPUT "B": Internally connects the "B" audio input to the encode filter input. The "A/B OUT" pin outputs filtered audio "B". Audio input "A" set to $V_{DD}/2$.

IRB		I	INSTRUCTION	I REGISTER 'B' $A_0 = 1$ $A_1 = 0$ $R/W = 0$
Bit	Function Name	Logic State	References	NOTES
D ₄	Switch Audio Output ''A''	1 0	Fig. 4	D₄ controls the Output Audio Switch to determine which source audio is connected to Audio Output "A" pin. Input "A" to Output "A" (direct). Decoder to Output "A".
D₅	Switch Audio Output ''B''	1 0	Fig. 4	D ₅ controls the Output Audio Switch to determine which source audio is connected to Audio Output "B" pin. Decoder to Output "B" Input "B" to Output "B" (direct).
D ₆	Powersave	1 0		 D₆ controls the enablement and disablement of all analogue circuit elements. POWERSAVE MODE: Disables the circuit elements, thereby effectively reducing current consumption. OPERATING MODE: All circuit elements enabled. NOTE: During POWERSAVE, inputs are biased V_{DD}/2. Outputs are biased V_{DD}/2 if IRB D₄/D₅ are set to "direct".
D ₇	Power Sensitivity	1	2	 D₇ determines the sensitivity range of the power measuring circuits. HIGH: Low power input, assessment circuits have + 12dB gain over LOW Setting. LOW: Normal power assessment sensitivity range. NOTE: High input levels in the HIGH condition may lead to overflow, producing an ambiguous reading.

SR			STATUS R	REGISTER $A_0 = 0$ $A_1 = 0$ $R/W = 1$
Bit	Function Name	Logic State	References	NOTES
Do	Encode Data Ready	1 0		 D₀ indicates that a byte of data has been encoded and can be read from the encode buffer. READ BYTE: Set high during the last bit of the byte shifted into the encode register. This condition causes an interrupt request. NOT READY/OVERSPILL: This condition occurs when: 1. The last data byte in the encode data register has been read. 2. Encode data overspill bit = 1 ie. SRD₃=1.
D ₁	Decode Data Ready	1	SRD₄	D ₁ indicates that a byte of data has been decoded and a new byte should be written to the decode buffer. WRITE BYTE: This condition occurs when the decode register has been loaded from its buffer, i.e. after the last bit of the previous byte has been clocked out of the register. NOT READY/OVERSPILL: This condition occurs when data has been written into the decode buffer or the decode data overspill condition is valid (SRD ₄ =1).
D ₂	Page Ready	1	SRD₅	 This bit indicates that a page of bytes has been encoded. READ PAGE: This condition occurs when the page counter has completed the last byte of a page. This is after power measurements have been written into PRD₀ to PRD₇ inclusive. NOT READY/OVERSPILL: This condition occurs when Power Register "PR" has been read or the page overspill condition is valid.
D ₃	Encode Overspill	1		OVERSPILL : Indicates that the encode data was not read between two consecutive "encode data ready" flags. Encoded data bytes have been lost, and no further bytes will be transferred to the encode buffer. NORMAL : This condition occurs when data has been read from the encode buffer, following a data ready flag, $SRD_0=1$, or by writing to the decode buffer if both encode and decode overspill bits are set. (See 'Interrupts' page 9).
D4	Decode Overspill	1		OVERSPILL : When this bit is set data transfer from the decode buffer to the decode register is inhibited. If the "DECODER/ENCODER BUS" (IRAD ₁) is not set then the decode register will fill with idle pattern. NORMAL : This condition occurs when data has been written to the decode buffer following a data ready flag, $SRD_1 = 1$ or by reading the contents of the encode buffer if both encode and decode overspill bits are set. (See 'Interrupts' page 9).

SR			STATUS R	EGISTER $ \begin{array}{cc} A_0 &= 0 \\ A_1 &= 0 \\ R/\overline{W} &= 1 \end{array} $
Bit	Function Name	Logic State	References	NOTES
D ₅	Page Overspill	1 0		OVERSPILL: This state indicates that the power register was not read before the next page was completed. NORMAL: Power register "read" or IRB written.

PR			POWER REGISTER	$A_0 = 1$ $A_1 = 0$ R/W = 1
Bit	Function Name	Logic State	NOTES	
D_0 D_1 D_2 D_3	"A/B" Pow LSB "A/B" Pov MSB	ver	$D_0 - D_3$ represent the average si page of data in the range from 1kHz) for the A or B input. The relationship between binary frequency dependant and exhibit characteristics. (see fig. 9).	gnal level of the last + 6dBm to – 24dBm (at value and signal level is ts pre-emphasis
D ₄ D ₅ D ₆ D ₇	"C" Power LSB "C" Power MSB		$D_4 - D_7$ represent the average si page of data in the range from 1kHz) for the C input.	gnal level of the last + 6dBm to –24dBm (at

Interrupts

Three conditions can cause interrupt requests to the host microprocessor.

- (i) The encode buffer contains an unread byte of data which is the most recent byte encoded.
- (ii) The decode buffer is ready to receive the next consecutive byte for decoding.
- (iii) The power register contains a power assessment for the most recent whole page encoded.

The status register indicates which of the above conditions are true.

If an interrupt condition remains unserviced and the condition becomes irrecoverably untrue, the status bit is cleared, the corresponding overspill bit is set and further interrupts are automatically inhibited. Also the encode and decode data buffers retain the data present when the data bit was set, i.e. register-buffer update is inhibited. The power register is updated at all times.

Condition (i) is serviced by a valid address to the encode buffer. Condition (ii) is serviced by a valid address to the decode buffer. If conditions (i) and (ii) have both become UNTRUE, servicing either buffer resets both to a cleared start position. Condition (iii) is serviced by reading the Power Register.

The C Input

By careful selection of the audio frequency filtering to the C input the A/B and C power words can be used in the processor to provide frequency as well as power information. This facility could be used for word, pause or voice recognition.

Specification

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage Input voltage at any pin (ref.	$V_{ss} = OV$	-0.3V to 7.0V -0.3V to (V _{DD} + 0.3V)
Output sink/source current (t	otal)	20mA
Operating temperature range:	FX709J	$-30^{\circ}C$ to $+85^{\circ}C$
	FX709LH	-30° C to $+70^{\circ}$ C
Storage temperature range:	FX709J	$-55^{\circ}C$ to $+125^{\circ}C$
•	FX709LH	$-40^{\circ}C \text{ to } + 85^{\circ}C$

Operating Limits

All characteristics measured using the following parameters unless otherwise specified: $V_{DD} = 5V, T_{amb} = 25^{\circ}C, \phi = f_{in} = 1kHz.$

Characteristics	See Note	Min	Тур	Max	Unit
Static Characteristics		4 5	5.0	55	V
Supply Voltage		4.5	5.0	5.5	mΛ
Supply Current (Bower Sovo)			1		mA
Supply Current (Power Save)			50		mV
Supply Ripple		100	50	_	kΩ
Output Impedance (Audio)		100	Z	6	kΩ
Input Logic '1'		35		_	V
Input Logic '0'		_	_	1.5	v
Output Logic '1'	1	35		_	V
Output Logic '0'	1	_	_	1.5	v
Input Current (Logic L/P's)		_	_	1.0	uА
Input Capacitance (Logic I/P's)		_	_	7.5	pF
Output Logic '1' Source current	2	_	_	120	μA
Output Logic '0' Sink current	3	_	-	360	μA
Three State output leakage current		_	_	4	μΑ
Dynamic Characteristics					
Audio Input Level		_	500	<u> </u>	mV (rms)
Insertion Loss, (direct) Attenuation distortion (See Fig. 6)	4, 7	- 1.5	—	+ 1.5	dB
Clock bit Rate	5	8	_	64	k bits/s
Idle Channel Noise Signal/Noise Ratio <i>(See Fig. 8)</i>	4, 6	-	2.5	-	mV (rms)

Notes

1. Load 50pF, 200kΩ.

2. $V_{out} = 4.6V$, not pins 14 (\overline{IRQ}) and 15 (\overline{WAIT}), these wire OR 'able pins have 100k Ω pullups . 3. $V_{out} = 0.4V$.

4. Measured from Codec audio input to audio output.

5. 2.048MHz master clock ÷ 32.

6. 32kHz clock.

7. For a load of > 100k Ω , (serial switch impedance is $3k\Omega$ /switch, see Fig. 4.

Typical Performance













Package Outlines

The FX709J, the cerdip package, is illustrated in *Figure 10.* The 'LH' version is shown in *Figure 11.*

To allow complete identification, the FX709LH package has an indent spot adjacent to pin 1 and a chamfered corner between pins 4 and 5. Pins number anti-clockwise when viewed from the top (indent side).

Handling Precautions

The FX709J/LH is a CMOS LSI circuit which includes input protection. However, precautions should be taken to prevent static discharges which can cause damage.

Fig. 11 FX709LH Package

Fig. 10 FX709J DIL Package





Ordering Information

FX709J 28-pin cerdip DIL FX709LH 28-lead plastic leaded chip carrier.

CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.



CONSUMER MICROCIRCUITS LIMITED

WHEATON ROAD · INDUSTRIAL ESTATE EAST WITHAM · ESSEX CM8 3TD · ENGLAND © 1988 Consumer Microcircuits Limited Telephone: 0376 513833 Telex: 99382 CMICRO G Telefax: (0376) 518247